






Logic Application for 1 Digit Position

To "N" position shift register bus capacitors:  
In 2-of-5 bit coding, up level of 0, 3, or 6 bit lines indicates significant digit



No inhibit I through NI from high order position  
30ma through NS sets core.



(1) At read-out time all cores are reset  
(2) With ROCD on, output (No) causes transistor to conduct and charge capacitor storage.

Core Windings  
NI = Inhibit  
NS = Set  
NR = Reset  
NO = Output