verilog work "Reg_Translator.v"